This appendix provides closed-form expressions for calculating partial inductances for round wires and busbars or strips useful for modeling connectors, vias, traces and planes in PCBs. The concept of effective inductance Le associated with one conductor is used here to compute the voltage drop V(t) = Le dI(t)/dt on the conductor that is caused by the current I(t). For two conductors with currents flowing in the opposite direction (i.e. series connection), the overall inductance is Let = Le1 + Le2. For two conductors with currents flowing in the same direction (i.e. parallel connection) the overall inductance is Let = Le1Le2/(Le1 + Le2).
A collection of formulae for round wire structures such as pin connectors or vias in PCBs, is shown in Table A.1. It is worth making the following observations:
A collection of formulae for busbar structures such as traces in PCBs, is shown in Table A.2. It is interesting to note the following:
An example of application of the inductance formulae is given in Table A.3. The numerical values refer to the effective inductance Le associated with each conductor when not isolated. The total inductance of the loop formed by the two conductors is 2Le when the conductors have equal and opposite currents and Le/2 when the conductors have equal current. Observe that, for conductors with opposite currents, the effective inductance Le = Lp − Mp decreases when the conductors are closer, as the self partial inductance Lp remains the same while the mutual partial inductance Mp increases. For conductors with currents in the same direction, to have a low value of Le = Lp + Mp, the mutual partial inductance Mp must be minimized by increasing the separation between the two conductors. On the other hand, to have high values of Le to stop the common-mode currents, Mp must be maximized by increasing the magnetic flux coupled between the two conductors, as done with choke EMI filters. In the case of two parallel busbars, the inductance does not change with the reciprocal position of the bars when the bars have the same center-to-center separation. For comparison purposes, the same structures were chosen as those considered in reference [7], where the dimensions are expressed in inches (1 inch = 2.54 cm).
[1] Grover, F.W., ‘Inductance Calculations’, Dover, New York, NY, 1946.
[2] Ruehli, A.E., ‘Inductance Calculations in a Complex Integrated Circuit Environment’, IBM Journal of Research and Development, 16, September 1972, 470–481.
[3] Hoer, C. and Love, C., ‘Exact Inductance Equations for Rectangular Conductors with Applications to More Complicated Geometries’, J. Research Natl. Bar. Stand. – C. Eng. Instrum., 69C, 1965, 127–137.
[4] Leferink, F., ‘Inductance Calculations: Methods and Equations’, IEEE International Symposium on Electromagnetic Compatibility, Atlanta, GA, 14–18 August 1995, 16–22.
[5] Hockanson, D., Drewniak, J., Hubing, T., Van Doren, T., Sha, F., Lam, C.-W., and Rubin, L., ‘Quantifying EMI Resulting from Finite-impedance Reference Planes’, IEEE Trans. on Electromagetic Compatibility, 39(4), November 1997, 286–297.
[6] Holloway, C. and Kuester, E., ‘Net and partial inductance of a microstrip ground plane’, IEEE Trans. on Electromagnetic Compatibility, 40(1), February 1998, 33–46.
[7] Rostek, P., ‘Avoid Wiring–Inductance Problems’, Electronic Design, 25, 6 December 1974.
Signal Integrity and Radiated Emission of High-Speed Digital Systems Spartaco Caniggia and Francescaromana Maradei
© 2008 John Wiley & Sons, Ltd